| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | core/crypto/sha2: Use hardware SHA224/256 when available (AMD64) | Yawning Angel | 2025-03-23 | 1 | -1/+1 |
| | | |||||
| * | Fix documentation for simd_shuffle | flysand7 | 2025-03-02 | 1 | -5/+3 |
| | | |||||
| * | Merge branch 'master' into docs-simd | flysand7 | 2025-03-02 | 1 | -0/+78 |
| |\ | |||||
| | * | Added simd_extract_lsbs intrinsic as well. | Barinzaya | 2025-02-24 | 1 | -0/+1 |
| | | | | | | | | | | | Equivalent to the simd_extract_msbs intrinsic, except it extracts the least significant bit of each element instead. | ||||
| | * | Added simd_extract_msbs intrinsic. | Barinzaya | 2025-02-24 | 1 | -0/+2 |
| | | | |||||
| * | | Merge branch 'simd-docs' into docs-simd | flysand7 | 2025-01-21 | 1 | -86/+90 |
| |\ \ | |||||
| | * | | Suggestion fixes | flysand7 | 2025-01-21 | 1 | -64/+75 |
| | | | | |||||
| | * | | Fix indentation | flysand7 | 2024-12-01 | 1 | -6/+6 |
| | | | | |||||
| | * | | Fix indentation | flysand7 | 2024-12-01 | 1 | -1/+1 |
| | | | | |||||
| | * | | First pass | flysand7 | 2024-12-01 | 1 | -36/+2190 |
| | |/ | |||||
| * | | [simd] Fixes to inputs/result/example/output sections & grmamar fixes | flysand7 | 2025-01-08 | 1 | -97/+110 |
| | | | |||||
| * | | Apply suggestions from code review | flysand7 | 2024-12-04 | 1 | -4/+4 |
| | | | | | | | Co-authored-by: Laytan <laytanlaats@hotmail.com> | ||||
| * | | Apply suggestions from code review | flysand7 | 2024-12-04 | 1 | -105/+105 |
| | | | | | | | Co-authored-by: Laytan <laytanlaats@hotmail.com> | ||||
| * | | [core/simd]: Write package documentation | flysand7 | 2024-12-02 | 1 | -36/+2190 |
| |/ | |||||
| * | Replace "." with "," in parameter list | Antonino Simone Di Stefano | 2024-09-22 | 1 | -2/+2 |
| | | |||||
| * | Moved all packages in core, base, vendor, tests and examples to use new #+ ↵ | Karl Zylinski | 2024-09-14 | 15 | -15/+15 |
| | | | | | file tag syntax. | ||||
| * | add riscv to simd.IS_EMULATED | Laytan Laats | 2024-08-22 | 1 | -0/+1 |
| | | |||||
| * | core/simd: Add `IS_EMULTATED` so there is one place to look for potatos | Yawning Angel | 2024-08-18 | 1 | -0/+7 |
| | | |||||
| * | Add `intrinsics.masked_expand_load` and `intrinsics.masked_compress_store` | gingerBill | 2024-08-05 | 1 | -1/+2 |
| | | |||||
| * | Fix typos | gingerBill | 2024-08-05 | 1 | -2/+2 |
| | | |||||
| * | Add `intrinsics.simd_masked_load` and `intrinsics.simd_masked_store` | gingerBill | 2024-08-05 | 1 | -0/+3 |
| | | |||||
| * | Add `intrinsics.simd_gather` and ``intrinsics.simd_scatter` | gingerBill | 2024-08-05 | 1 | -0/+5 |
| | | |||||
| * | `add_sat` -> `saturating_add` | gingerBill | 2024-08-05 | 1 | -8/+8 |
| | | |||||
| * | Rename `add_sat` -> `saturating_add` | gingerBill | 2024-08-05 | 1 | -2/+2 |
| | | |||||
| * | Add `simd_reduce_any` and `simd_reduce_all` | gingerBill | 2024-08-05 | 1 | -0/+3 |
| | | |||||
| * | core/crypto/aes: Add Intel AES-NI support | Yawning Angel | 2024-07-16 | 1 | -2/+2 |
| | | | | | | This supports AES-NI + PCLMUL, and provides optimized key schedule, ECB, CTR, and GCM. Other modes are trivial to add later if required. | ||||
| * | core/simd/x86: Make the AES-NI intrinsics consistent with Intel | Yawning Angel | 2024-07-16 | 1 | -6/+6 |
| | | |||||
| * | core/simd/x86: Fix some intrinsics | Yawning Angel | 2024-07-16 | 1 | -14/+19 |
| | | | | | | - _mm_slli_si128 produced totally incorrect output - _mm_storeu_si128 refered to a LLVM intrinsic that is missing | ||||
| * | Let simd/x86 pass new transmute/cast vet. | Jeroen van Rijn | 2024-07-09 | 3 | -21/+21 |
| | | |||||
| * | core/simd/x86: Add the AES-NI intrinsics | Yawning Angel | 2024-06-01 | 1 | -0/+49 |
| | | |||||
| * | Correct `core:intrinsics` to `base:intrinsics` | gingerBill | 2024-05-13 | 6 | -6/+6 |
| | | |||||
| * | compiler: improve target features support | Laytan Laats | 2024-05-02 | 2 | -4/+4 |
| | | |||||
| * | Replace `core:*` to `base:*` where appropriate | gingerBill | 2024-01-28 | 1 | -2/+2 |
| | | |||||
| * | core/simd/x86: Use the `none` calling convention for intrinsics | Yawning Angel | 2024-01-07 | 11 | -11/+11 |
| | | | | | | | | | The LLVM intrinsics that live under `llvm.x86` are not actual functions, so trying to invoke them as such using the platform's native C calling convention causes incorrect types to be emitted in the IR. Thanks to laytanl for assistance in testing. | ||||
| * | core/simd/x86: Correct a target feature name | Yawning Angel | 2024-01-07 | 1 | -1/+1 |
| | | |||||
| * | Fix the other bit_* intrinsic calls | jakubtomsu | 2023-10-22 | 2 | -7/+7 |
| | | |||||
| * | change and_not to bit_and_not | jakubtomsu | 2023-10-22 | 1 | -1/+1 |
| | | |||||
| * | Rename simd bitwise operations from `intrinsics.simd_and` to ↵ | gingerBill | 2023-09-28 | 1 | -4/+4 |
| | | | | | `intrinsics.simd_bit_and` etc | ||||
| * | [sys/info] Initial version. | Jeroen van Rijn | 2022-09-01 | 1 | -94/+0 |
| | | |||||
| * | Remove `simd_rem`; Disallow `simd_div` for integers | gingerBill | 2022-06-02 | 1 | -2/+1 |
| | | |||||
| * | Add enable_target_feature to ABM | gingerBill | 2022-05-30 | 1 | -4/+4 |
| | | |||||
| * | Add SSE4.2 | gingerBill | 2022-05-30 | 1 | -0/+149 |
| | | |||||
| * | Add `@(require_results)` to all appropriate procedures | gingerBill | 2022-05-30 | 10 | -386/+398 |
| | | |||||
| * | Add SSE4.1 | gingerBill | 2022-05-30 | 1 | -0/+352 |
| | | |||||
| * | `@(require_target_feature=<string>)` `@(enable_target_feature=<string>)` | gingerBill | 2022-05-30 | 7 | -0/+364 |
| | | | | | | require_target_feature - required by the target micro-architecture enable_target_feature - will be enabled for the specified procedure only | ||||
| * | Rename to `lanes_rotate_left`, `lanes_rotate_right`, `lanes_reverse` | gingerBill | 2022-05-29 | 1 | -3/+3 |
| | | |||||
| * | Use single line attributes | gingerBill | 2022-05-29 | 9 | -18/+9 |
| | | |||||
| * | Add sha.odin | gingerBill | 2022-05-29 | 1 | -0/+43 |
| | | |||||
| * | Add cmpxchg16b | gingerBill | 2022-05-29 | 1 | -0/+8 |
| | | |||||
| * | Add pclmulqdq.odin | gingerBill | 2022-05-29 | 1 | -0/+13 |
| | | |||||