aboutsummaryrefslogtreecommitdiff
path: root/core/simd
diff options
context:
space:
mode:
authorLaytan Laats <laytanlaats@hotmail.com>2024-08-22 14:17:45 +0200
committerLaytan Laats <laytanlaats@hotmail.com>2024-08-22 14:17:45 +0200
commit58e5078b6686250b86d654432fea034b730ca36e (patch)
tree36364908dc18498d74e68da06f2c474d50c90a01 /core/simd
parent70932dc47882b17344d466776ad988ffb3c7bc98 (diff)
add riscv to simd.IS_EMULATED
Diffstat (limited to 'core/simd')
-rw-r--r--core/simd/simd.odin1
1 files changed, 1 insertions, 0 deletions
diff --git a/core/simd/simd.odin b/core/simd/simd.odin
index e7b1803c4..01d11dfbe 100644
--- a/core/simd/simd.odin
+++ b/core/simd/simd.odin
@@ -8,6 +8,7 @@ import "base:intrinsics"
IS_EMULATED :: true when (ODIN_ARCH == .amd64 || ODIN_ARCH == .i386) && !intrinsics.has_target_feature("sse2") else
true when (ODIN_ARCH == .arm64 || ODIN_ARCH == .arm32) && !intrinsics.has_target_feature("neon") else
true when (ODIN_ARCH == .wasm64p32 || ODIN_ARCH == .wasm32) && !intrinsics.has_target_feature("simd128") else
+ true when (ODIN_ARCH == .riscv64) && !intrinsics.has_target_feature("v") else
false
// 128-bit vector aliases