aboutsummaryrefslogtreecommitdiff
path: root/core/simd
diff options
context:
space:
mode:
authorjakubtomsu <66876057+jakubtomsu@users.noreply.github.com>2023-10-22 20:59:19 +0200
committerjakubtomsu <66876057+jakubtomsu@users.noreply.github.com>2023-10-22 20:59:19 +0200
commitb06583133a365d1a0bc2a6b6e015e91b480cf5e0 (patch)
treec3c637ee30d82715062d180443da929725c26b75 /core/simd
parenta2e6fc59093d4ef88d74ebe71fe7e1d070f65c57 (diff)
Fix the other bit_* intrinsic calls
Diffstat (limited to 'core/simd')
-rw-r--r--core/simd/x86/sse.odin6
-rw-r--r--core/simd/x86/sse2.odin8
2 files changed, 7 insertions, 7 deletions
diff --git a/core/simd/x86/sse.odin b/core/simd/x86/sse.odin
index 980606b12..2b70e954f 100644
--- a/core/simd/x86/sse.odin
+++ b/core/simd/x86/sse.odin
@@ -126,7 +126,7 @@ _mm_max_ps :: #force_inline proc "c" (a, b: __m128) -> __m128 {
@(require_results, enable_target_feature="sse")
_mm_and_ps :: #force_inline proc "c" (a, b: __m128) -> __m128 {
- return transmute(__m128)simd.and(transmute(__m128i)a, transmute(__m128i)b)
+ return transmute(__m128)simd.bit_and(transmute(__m128i)a, transmute(__m128i)b)
}
@(require_results, enable_target_feature="sse")
_mm_andnot_ps :: #force_inline proc "c" (a, b: __m128) -> __m128 {
@@ -134,11 +134,11 @@ _mm_andnot_ps :: #force_inline proc "c" (a, b: __m128) -> __m128 {
}
@(require_results, enable_target_feature="sse")
_mm_or_ps :: #force_inline proc "c" (a, b: __m128) -> __m128 {
- return transmute(__m128)simd.or(transmute(__m128i)a, transmute(__m128i)b)
+ return transmute(__m128)simd.bit_or(transmute(__m128i)a, transmute(__m128i)b)
}
@(require_results, enable_target_feature="sse")
_mm_xor_ps :: #force_inline proc "c" (a, b: __m128) -> __m128 {
- return transmute(__m128)simd.xor(transmute(__m128i)a, transmute(__m128i)b)
+ return transmute(__m128)simd.bit_xor(transmute(__m128i)a, transmute(__m128i)b)
}
diff --git a/core/simd/x86/sse2.odin b/core/simd/x86/sse2.odin
index f33bd2195..dd292712f 100644
--- a/core/simd/x86/sse2.odin
+++ b/core/simd/x86/sse2.odin
@@ -281,19 +281,19 @@ _mm_srl_epi64 :: #force_inline proc "c" (a, count: __m128i) -> __m128i {
@(require_results, enable_target_feature="sse2")
_mm_and_si128 :: #force_inline proc "c" (a, b: __m128i) -> __m128i {
- return simd.and(a, b)
+ return simd.bit_and(a, b)
}
@(require_results, enable_target_feature="sse2")
_mm_andnot_si128 :: #force_inline proc "c" (a, b: __m128i) -> __m128i {
- return simd.and_not(b, a)
+ return simd.bit_and_not(b, a)
}
@(require_results, enable_target_feature="sse2")
_mm_or_si128 :: #force_inline proc "c" (a, b: __m128i) -> __m128i {
- return simd.or(a, b)
+ return simd.bit_or(a, b)
}
@(require_results, enable_target_feature="sse2")
_mm_xor_si128 :: #force_inline proc "c" (a, b: __m128i) -> __m128i {
- return simd.xor(a, b)
+ return simd.bit_xor(a, b)
}
@(require_results, enable_target_feature="sse2")
_mm_cmpeq_epi8 :: #force_inline proc "c" (a, b: __m128i) -> __m128i {