aboutsummaryrefslogtreecommitdiff
path: root/core/sys/info
diff options
context:
space:
mode:
authorgingerBill <gingerBill@users.noreply.github.com>2025-08-08 13:16:20 +0100
committergingerBill <gingerBill@users.noreply.github.com>2025-08-08 13:16:20 +0100
commit7c93a5ae802b5a17aff6fea7368f9b27deed6517 (patch)
treefe116a991aeb6194f2402710893709cb25e0f725 /core/sys/info
parent8ff15eaf6905eb167dc541cd2558599a0a334c28 (diff)
Add missing `contextless`
Diffstat (limited to 'core/sys/info')
-rw-r--r--core/sys/info/cpu_linux_riscv64.odin2
1 files changed, 1 insertions, 1 deletions
diff --git a/core/sys/info/cpu_linux_riscv64.odin b/core/sys/info/cpu_linux_riscv64.odin
index 39ed69240..e65e8a3d2 100644
--- a/core/sys/info/cpu_linux_riscv64.odin
+++ b/core/sys/info/cpu_linux_riscv64.odin
@@ -81,7 +81,7 @@ init_cpu_features :: proc "contextless" () {
}
err := linux.riscv_hwprobe(raw_data(pairs), len(pairs), 0, nil, {})
if err != nil {
- assert(err == .ENOSYS, "unexpected error from riscv_hwprobe()")
+ assert_contextless(err == .ENOSYS, "unexpected error from riscv_hwprobe()")
return
}